Pre-Grant Publication Number: 20070130448
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application.
Peer-to-Patent forwards the Top 10 most relevant prior art submissions and their annotations to the United States Patent and Trademark Office.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
Summary / Description
| Summary / Description | a memory system including stack and stack image memory |
Basic Information
| Type of Prior Art | Issued Patents - US |
| Country | United States of America |
| Patent/Application # | Patent Number: 4375678 |
| Kind Code | United States (US) - United STATES Patent - A |
| Patentee Name | Sperry Corporation, New York, NY |
| Relevant Pages, Columns, or Lines | Page 3: Column 1, Section 65-P |
| URL | http://www.google.com/patents?i... |
| Filing Date | August 25, 1980 |
| Additional Information | |
Notes / To Do
| Notes | |
Excerpt
Excerpt Abstract
"A memory system for a data processing apparatus including a stack and a stack image memory which provides either sequential or simultaneous access to information contained on the stack. A stack control logic unit is responsive to a stack instruction so that information written into the stack is simultaneously written into one or more random access memory units. Moreover, a sequence of information items read sequentially from the stack may be read simultaneously from different random access memory units. The memory address unit is preferably implemented with programmable read-only memories." |
Relevance
Claims
22
A system comprising:
a memory to store a plurality of instructions; and
a processor core to execute the plurality of instructions, the processor core comprising:
a predicator unit to predict whether to replace memory communication with register-register communication based on information stored in a stack tracker structure; and
a stack tracker to update the stack tracker structure based on an access to a stack pointer.
Relevance
stack tracker structure
stack tracker structure
Claim Chart
All
0 days left
