Pre-Grant Publication Number: 20070130448
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application.
Peer-to-Patent forwards the Top 10 most relevant prior art submissions and their annotations to the United States Patent and Trademark Office.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
Summary / Description
| Summary / Description | a map unit including register renaming hardware |
Basic Information
| Type of Prior Art | Issued Patents - US |
| Country | United States of America |
| Patent/Application # | Patent number: 6119223 |
| Kind Code | United States (US) - United STATES Patent - A |
| Patentee Name | Inventor: David B. Witt, Assignee: Advanced Micro Devices, Inc. |
| Relevant Pages, Columns, or Lines | Page 14:Column 3: Section 20 - |
| URL | http://www.google.com/patents?v... |
| Filing Date | July 31, 1998 |
| Additional Information | |
Notes / To Do
| Notes | A closer look at the figures and claims needs to be done. |
Excerpt
Excerpt Excerpt from Abstract:
"A processor employing a map unit including register renaming hardware is shown. The map unit may assign virtual register numbers to source registers by scanning instruction operations to detect intraline dependencies. Subsequently, physical register numbers are mapped to the source register numbers responsive to the virtual register numbers. The map unit may stores (e.g. in a map silo) a current lookahead state corresponding to each line of instruction operations which are processed by the map unit. Additionally, the map unit stores an indication of which instruction operations within the line update logical registers, which logical registers are updated, and the physical register numbers assigned to the instruction operations... " |
Relevance
Claims
22
A system comprising:
a memory to store a plurality of instructions; and
a processor core to execute the plurality of instructions, the processor core comprising:
a predicator unit to predict whether to replace memory communication with register-register communication based on information stored in a stack tracker structure; and
a stack tracker to update the stack tracker structure based on an access to a stack pointer.
Relevance
A map unit is utilized to store and make decisions much like the stack tracker discussed in this patent application. This prior art implements a method for improving Memory Renaming as a method to improve misprediction. Memory Renaming is mentioned as the background for this patent application.
A map unit is utilized to store and make decisions much like the stack tracker discussed in this patent application. This prior art implements a method for improving Memory Renaming as a method to improve misprediction. Memory Renaming is mentioned as the background for this patent application.
Claim Chart
All
0 days left
