Pre-Grant Publication Number: 20070118696
Please help the USPTO examine the application by evaluating the relevance of the publicly submitted prior art to the patent application.
Peer-to-Patent forwards the Top 10 most relevant prior art submissions and their annotations to the United States Patent and Trademark Office.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Review this prior art and click on the thumbs up (or down) to indicate whether this submission should be forwarded to the USPTO.
If you login then you can add an annotation by typing in the box at the bottom of the screen to comment on the relevance of the prior art to the claims of the patent application.
Prior Art Detail
Summary / Description
| Summary / Description | This submission targets the use of a tracking register. |
Basic Information
| Type of Prior Art | Issued Patents - US |
| Country | United States of America |
| Patent/Application # | 5,784,589 |
| Kind Code | United States (US) - United STATES Patent - A |
| Patentee Name | Cyrix Corporation (Richardson, TX) |
| Relevant Pages, Columns, or Lines | Claim 1 of this patent seems t |
| URL | http://patft.uspto.gov/netahtml... |
| Filing Date | February 27, 1996 |
| Additional Information | |
Notes / To Do
| Notes | Claim(s) appear to read the same although different words are used |
Excerpt
Excerpt What is claimed is:
1. In a pipelined processor having at least one execution pipeline for executing instructions, said execution pipeline including ID (decode), AC (address calculation), and EX (execution) processing stages to process instructions for said processor, said processor including a register translation system that controls a renaming of physical registers of said processor to logical registers thereof, a tracking circuit that tracks availability of said physical registers for said renaming, comprising:
ID, AC and EX tracking registers corresponding to said ID, AC and EX processing stages, each of said ID, AC and EX tracking registers containing tracking indicators corresponding to physical registers of said processor to be tracked;
read detection circuitry that changes a particular tracking indicator of a particular tracking register from a "not-read" state to a "read" state when an instruction being processed in a particular processing stage corresponding to said particular tracking register causes said particular processing stage to read a value from a particular physical register corresponding to said particular tracking indicator; and
combinatorial circuitry that designates said particular physical register as available for said renaming only when all particular tracking indicators of said ID, AC and EX tracking registers corresponding to said particular physical register are in said "not-read" state. |
Relevance
Claims
1
An apparatus comprising:
a register tracker to generate a pre-computation slice; and
a pre-computation engine to execute the pre-computation slice.
Relevance
Similar to Claim 1 of prior art submission
Similar to Claim 1 of prior art submission
Claim Chart
Some
0 days left
