Addressing cache memories