Pre-Grant Publication Number: 20080046686
View Prior Art submitted by the community. You can see full text, rate and annotate the Prior Art by clicking on
any of the listed Prior Art references. You can also click on the name of the person who submitted art to view their profile
and any other Prior Art they have previously submitted.
How to Rate Prior Art
Rating Prior Art - Click the thumbs up or down to indicate if a submission is relevant enough to the claims of the application to deserve a spot in the Top 10 submissions that will be forwarded to the patent examiner. Rating should be based only on relevance. For an explanation of prior art, please visit the Tutorial Page.
Rating Prior Art - Click the thumbs up or down to indicate if a submission is relevant enough to the claims of the application to deserve a spot in the Top 10 submissions that will be forwarded to the patent examiner. Rating should be based only on relevance. For an explanation of prior art, please visit the Tutorial Page.
Prior Art (2)
Title A High-Performance SIMD Floating Point Unit for BlueGene/L:Architecture, Compilation, and Algorithm
ISBN Proceedings of the 13th I
Description
We describe the design, implementation, and evaluation
of a dual-issue SIMD-like extension of the PowerPC
440 floating-point unit (FPU) core.
It has several novel features, such as a computational crossbar and cross-load/store instructions,
which enhance the performance of numerical codes.
Patent/Application # US20060227966A1
Description
According to embodiments of the invention, there is disclosed a data processing unit, a method of operating the same, computer program product and an instruction. In one embodiment according to the invention, there is provided a data processing unit for a computer processor, the data processing unit comprising a deep register access mechanism capable of performing a permutation operation on at least one data operand accessed from a register file of the computer processor, the permutation operation being performed in series with (i) register access for the data operand and (ii) execution of a data processing operation on the operand.
