Pre-Grant Publication Number: 20070233761
Filing Date: April 03, 2006
Inventors: Blaise Mouttet
Assignee(s):
Current U.S. Classification: 708, 708/204000
View Prior Art for Claim 00001
A computing device comprising: at least one crossbar array including a first set of N conductive parallel wires (N≧2) forming a set of columns and a second set of M conductive parallel wires (M≧2) forming a set of rows, and formed so as to intersect the first set of conductive parallel wires, wherein intersections are formed between the first and second sets of wires forming M×N crosspoints wherein each of the crosspoints is programmable so as to be in a relatively high conductive state representative of a binary value 1 or a relatively low conductive state representative of a binary value 0; a programming unit configured to program the crosspoints to have one of the relatively high conductive state or the relatively low conductive state so that at least one column of the crossbar array stores a bit pattern representative of a programmed numerical value; an input unit configured to provide a bit pattern representative of an input numerical value to the columns of the crossbar array; and a post-processing unit configured to convert analog signals output from each of the rows of the crossbar array into digital output bit patterns and configured to combine the digital output bit patterns so as to form a resultant bit pattern representative of an output numerical value, wherein the output numerical value is mathematically dependent on both the programmed numerical value and the input numerical value.
Submitted by: Anand KamalLast updated: about 4 years ago
Patent/Application # EP1331671A1
Description
The publication discloses a computing device for performing arithmetical operations, using an array of programmable resistances.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Patent/Application # US5010505
Description
The US granted patent describes an optical crossbar arithmetic/logic technique for logic and arithmetic operations.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Patent/Application # US 2005/0258872 A1
Description
An architecture for computing includes nanometer scale crossbar switches configured to perform a logical function in response to a sequence of pulses that encode logic values in the nanometer scale crossbar switches as impedances.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Anand KamalLast updated: about 4 years ago
Title Defect-tolerant Logic with Nanoscale Crossbar Circuits
Description
The application of a crossbar as an arithmetic processor (for adding binary numbers) is disclosed.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Anand KamalLast updated: about 4 years ago
Title Defect-tolerant Logic with Nanoscale Crossbar Circuits
Description
The application of a crossbar as an arithmetic processor (for adding binary numbers) is disclosed.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Anand KamalLast updated: about 4 years ago
Title Evolution in Materio: Exploiting the Physics of Materials for Computation
Description
The idea of using an array of programmable resistances to perform mathematical operations is disclosed.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Title The CMOS/Nano Interface from a Circuits Perspective
Description
The publication describes crossbar based nanoelectronics, CMOS/nano interface and CMOS interface circuitry. The publication further describes simulation of crossbar nano circuitry having logic and arithmetic implementations.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Title Digital Logic using Molecular Electronics
Description
A reconfigurable architecture is based on chemically-assembled electronic nanotechnology (CAEN). A molecular latch based on molecular resonant tunneling diodes (RTDs) provides I/O-isolation, voltage restoration, and high fan-out. Moreover, a nanoblock based on CAEN has been used to implement a AND, OR, XOR gate to achieve computational objectives.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Title Array-Based Architecture for Molecular Electronics
Description
We sketch a basic architecture for molecular electronics based on carbon nanotubes and silicon nanowires which can provide universal logic functionality with all logic and signal restoration operating at the molecular scale. The key properties of this architecture are its minimalism, defect tolerance, and compatibility with emerging, bottom-up, nanoscale fabrication techniques.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Title Nanoscale molecular-switch crossbar circuits
Description
A crossbar memory unit with crosspoints programmable to low and high conductive states such that the crossbar array stores a bit pattern is disclosed.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Sandeep SharmaLast updated: about 4 years ago
Title Logic Gates and Computation from Assembled Nanowire Building Blocks
Description
The reference describes a bottom-up approach in which functional device elements and element arrays have been assembled from solution through the use of electronically well-defined semiconductor nanowire building blocks (or crossbars). Further the reference describes that nanowire junction arrays (crossbars) have been configured as key OR, AND, and NOR logic-gate structures with substantial gain and have been used to implement basic computations.
0 thumbs up 0 thumbs down
Annotations(0)