Pre-Grant Publication Number: 20070174746
View Prior Art submitted by the community. You can see full text, rate and annotate the Prior Art by clicking on any of the listed Prior Art references. You can also click on the name of the person who submitted art to view their profile and any other Prior Art they have previously submitted.
 
How to Rate Prior Art
Rating Prior Art - Click the thumbs up or down to indicate if a submission is relevant enough to the claims of the application to deserve a spot in the Top 10 submissions that will be forwarded to the patent examiner. Rating should be based only on relevance. For an explanation of prior art, please visit the Tutorial Page.
Prior Art (3)
Submitted by: Mark NowotarskiLast updated: about 1 year ago
Title Computer
ISBN
Description
A codesign methodology incorporates timing speculation into a low-power micropocessor pipeline and shaves energy levels far below the point permitted by worst-case computation paths
1 thumb up 0 thumbs down
Annotations(1)
Title A Low-Power Microcontroller with On-Chip Self-Tuning Digital Clock-Generator for Variable-Load Appl
ISBN
Description
This paper describes a processor, controller, and machine readable description for processor tuning. It is tuning clock speed at constant voltage, but this would be commonly recognized to pertain to voltage tuning at constant speed.
0 thumbs up 0 thumbs down
Annotations(0)
Submitted by: Lou SchefferLast updated: about 1 year ago
Title Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
ISBN
Description
Another description of the RAZOR architecture. Instead of a plurality of processors, it has one with a plurality of latches. This is better in some ways than the proposed architecture (since the overhead is smaller) , and it could be argued it is a small step, clear to those educated in the art, between 1 processors with two sets of latches, and two processors running in lockstep.
0 thumbs up 0 thumbs down
Annotations(0)