<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0">
  <channel>
    <title>Prior Art submitted for Stack tracker</title>
    <link>http://www.peertopatent.org/patent/26/prior_art/list</link>
    <description>Methods and apparatus to identify memory communications are described. In one embodiment, an access to a stack pointer is monitored, e.g., to maintain a stack tracker structure. The information stored in the stack tracker structure may be utilized to generate a distance value corresponding to a relative distance between a load instruction and a previous store instruction.</description>
    <language>en-us</language>
    <item>
      <title>Generating lookahead tracked register value based on arithmetic operation indication</title>
      <category>Stack tracker</category>
      <description>Patent/Application #: Patent number: 7017026&lt;br/&gt;Description: Apparatus and methods to track a register address values with a stack pointer tracker.</description>
      <pubDate>Wed, 01 Aug 2007 00:47:58 -0700</pubDate>
      <guid>http://www.peertopatent.org/prior_art/39/detail</guid>
    </item>
    <item>
      <title>System for Optimizing Program ... Invalidate Unnecessary Instructions</title>
      <category>Stack tracker</category>
      <description>Patent/Application #: 5644769&lt;br/&gt;Description: Describes a method of virtually executing instructions.  If virtual execution changes the internal state (registers) of the computer, then the instruction must be actually executed, else the instuction can be deleted.   </description>
      <pubDate>Mon, 30 Jul 2007 12:34:22 -0700</pubDate>
      <guid>http://www.peertopatent.org/prior_art/37/detail</guid>
    </item>
    <item>
      <title>Redundant Memory Arrangement Providing Simultaneous Access</title>
      <category>Stack tracker</category>
      <description>Patent/Application #: Patent Number: 4375678&lt;br/&gt;Description: a memory system including stack and stack image memory</description>
      <pubDate>Sun, 29 Jul 2007 16:28:44 -0700</pubDate>
      <guid>http://www.peertopatent.org/prior_art/36/detail</guid>
    </item>
    <item>
      <title>Map unit having rapid misprediction recovery</title>
      <category>Stack tracker</category>
      <description>Patent/Application #: Patent number: 6119223&lt;br/&gt;Description: a map unit including register renaming hardware</description>
      <pubDate>Sat, 28 Jul 2007 00:38:57 -0700</pubDate>
      <guid>http://www.peertopatent.org/prior_art/35/detail</guid>
    </item>
    <item>
      <title>Peephole optimization</title>
      <category>Stack tracker</category>
      <description>Title: Communications of the ACM volume 8 ,  Issue 7 &lt;br/&gt;ISBN: &lt;br/&gt;Description: Redundant instructions may be discarded during the final stage of compilation by using a simple optimizing technique called peephole optimization. The method is described and examples are given.</description>
      <pubDate>Wed, 11 Jul 2007 14:24:48 -0700</pubDate>
      <guid>http://www.peertopatent.org/prior_art/31/detail</guid>
    </item>
  </channel>
</rss>
