Pre-Grant Publication Number: 20070118696
Filing Date: November 22, 2020
Inventors: Donald McCauley, Sresth Kumar
Assignee: Intel Corporation
Current U.S. Classification: 711, 711/137000
View Prior Art for Claim 00015
A system comprising:
a memory;
a processor including:
a cache;
a register tracker to generate a pre-computation slice; and
a pre-computation engine to execute the pre-computation slice to cause data to be prefetched from the memory to the cache.
Submitted by: Keith O'NeilLast updated: about 1 year ago
Title ACM SIGARCH Computer Architecture News , Proceedings of the 27th annual international symposium on C
The authors of this paper describe the approach of [[claim 8]]. [[Early load address resolution via register tracking]]
1 thumb up 0 thumbs down
#34us patent number 5933630
Applies to Claims 1,10,15,2,3,4,5,8
Submitted by: Juliana AgonCreated: about 1 year ago
Patent/Application # 5933630
Program launch acceleration using cache
2 thumbs up 1 thumb down